This website requires JavaScript.
Explore
Help
Sign in
amajid
/
debug_UART
Watch
1
Star
0
Fork
You've already forked debug_UART
0
Code
Issues
Pull requests
Projects
Packages
Wiki
Activity
Actions
No description
3
commits
1
branch
0
tags
35
KiB
Verilog
100%
master
Find a file
HTTPS
Download ZIP
Download TAR.GZ
Download BUNDLE
Open with VS Code
Open with VSCodium
Open with Intellij IDEA
Cite this repository
BibTeX
Cancel
Exact
Exact
Union
RegExp
Majid_Abdelilah
f151f6c5cb
fixing the intiger output
2025-08-17 19:55:10 +01:00
src
fixing the intiger output
2025-08-17 19:55:10 +01:00
.gitignore
init
2025-07-30 17:44:00 +01:00
fpga_cpu.gprj
adding io talking
2025-08-17 17:40:47 +01:00
fpga_cpu.gprj.user
fixing the intiger output
2025-08-17 19:55:10 +01:00